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Abstract
Electronic circuits composed of one or more elements with inherent memory – mem-
ristors, memcapacitors and meminductors – offer lower circuit complexity and enhanced
functionality for certain computational tasks. Networks of these elements are proposed
for novel computational paradigms that rely on information processing and storage
on the same physical platform. We show a nanoscaled memdevice able to act as an
electronic analogue of tipping buckets that allows reducing the dimensionality and com-
plexity of a sensing problem by transforming it into a counting problem. The device
offers a well adjustable, tunable and reliable periodic reset that is controlled by the
amounts of transferred quantum dot charges per gate voltage sweep. When subjected
to periodic voltage sweeps the quantum dot (bucket) may require up to several sweeps
before a rapid full discharge occurs thus displaying period doubling, period tripling
and so on between self-governing reset operations.
Keywords: quantum dot transistor; memcapacitor; counter; floating
gate; quantum capacitance; periodic reset
Although tipping buckets are most commonly known as water park attractions, they are
also utilized in sensor applications, for example, in rain gauges.1 Their ability to reduce
the dimensionality and complexity of a sensing problem and transform it into a counting
problem makes electronic analogues of tipping buckets useful in complex logic architectures
and neuromorphic circuits.2,3 Necessarily, this transformation requires an autonomous re-
set which remains a major challenge in the development of nanoscopic counters without
the need of external blocks.4,5 Here, we demonstrate that these goals can be achieved by
employing peculiar functionalities of a memcapacitive structure. Memcapacitors are ca-
pacitors with memory that together with memristors6,7 and meminductors form the class
of memory circuit elements.8 The distinguishing feature of these devices is the existence
of a physical internal state,8,9 that remembers the history of signals applied and controls
the resistance (for memristors), the capacitance (for memcapacitors) or the inductivity (for
meminductors). Bias-dependent resistive switching manifested in hysteretic current-voltage-
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curves is characteristic of memristive devices.7,10,11 Memristive devices are now state-of-the
art and have been implemented in various material systems12 with applications ranging from
neural networks13–17 and unconventional computing18 to non-volatile memories.19,20 Com-
pared to memristors, memcapacitors are less studied types of memory circuit elements being
introduced and demonstrated more recently.8,12,21–23 The memory circuit elements are fun-
damental in the sense that no finite combination of resistors, capacitors and inductors can
reproduce their functionality.12,18 The coexistence of memristive and memcapacitive switch-
ing was observed in recent years leading to the definition of memimpedance devices.24–28 In
addition, memcomputers combining memory units with logic processing will be able to adapt
to incoming information and retain information on demand on the same physical platform,18
offering reduced circuit complexity and energy dissipation.
We report a three-terminal memory device – a memcapacitive quantum dot-based counter
(QDC) – with unprecedented functionalities grounded on the interplay of two resetting
regimes: slow and fast. Our device prototype can compute incoming signal trains operating
as pulse counter with resets occuring for different cycle periodicities, which are observed for
the first time with a single nanoscale device, labeled as “super-cycles”. This observation is
explained in terms of a nanoscale tipping bucket effect. The capacitance-voltage response un-
veils that the structure shows a voltage-controlled hysteretic memcapacitance8 with possible
application as computing memory.29,30 Thus, our findings may pave new ways to highly func-
tional memcomputing networks, an appealing and interesting parallel computing approach,
with a mature technological platform of site-controlled quantum dots.
Our device (see Figure 1 (a) for a scanning electron micrograph and experimental cir-
cuit diagram) consists of InAs quantum dots (QDs) positioned deterministically inside a
transistor channel. For this purpose, laterally aligned InAs QDs were fabricated by site-
controlled growth based on a patterned nanohole template via molecular beam epitaxy of
a modulation-doped GaAs/AlGaAs heterostructure. Using electron beam lithography and
etching techniques, a narrow channel with a minimum width of 120 nm and lateral side-
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gates separated by 50 nm from the channel were defined. Description of typical fabrication
techniques, including a QD accurate alignment procedure, can be found in Refs. 31 and 32.
All measurements were performed in the dark by immersing the sample in liquid helium at
T = 4.2 K. The diagram in Figure 1 (b) represents the expected memcapacitive C − Vg
curve as reported in Ref. 8 and the C − Vg response of our device is plotted in Figure 1 (c)
confirming it as a memcapacitor.
The floating-gate memory function of the QDC was studied by means of periodic gate
voltage sweeps. The bias voltage, Vb = 100 mV, and the gate voltage, Vg, were applied to the
drain and side-gates of the device, respectively. The source was grounded. Periodic closed
gate voltage sweeps (cycles) were performed, going from Vgs up to Vgm (up-sweep) and back
(down-sweep), at a constant sweep rate of ν = |dVg/dt| = 0.2 V/s (the voltage profile is
shown in Figure 1 (a)). Figure 1 (d) shows the current-gate voltage (I-Vg) curves during
seven consecutive gate cycles at Vgs = −3.00 V and Vgm = 3.35 V (left), and Vgm = 3.70
V (right). For Vgm = 3.35 V (Figure 1 (d), left), the channel opens at 1.27 V (up-sweep)
and closes at 0.80 V (down-sweep), with a hysteresis width of about 0.47 V. Changing Vgm
to 3.70 V leaves the up-sweep almost unaltered, but changes the hysteresis width to 2.1 V.
A variation in the QDs charge causes the hysteresis.33 In our QDC, QDs are charged at
negative and discharged at positive gate voltages,32 which is inverse to the behavior of top
gate structures.33–35 The inversion results from the implementation of lateral side gates and
can be reinverted again by increasing the bias voltage, as shown in Ref. 36. In what follows,
the smaller hysteresis loop is referred as S-cycle and the larger one as R-cycle (reset-cycle).
The emergence of the R-cycle can be explained by a second discharging channel that opens
at higher voltages.32
Our devices were subjected to multiple gate voltage sweeps, with Vgm ranging from 3.35
V to 3.70 V. At Vgm = 3.35 V, the I-Vg curves always have the shape of S-cycles, while we
only observe R-cycles for Vgm = 3.70 V. At intermediate values of Vgm, a periodic alternation
of R- and S-cycles was observed, with a super-period NP . For example, Figure 2 (a) shows
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seven consecutive cycles (bottom-up) measured at Vgm = 3.60 V (left) and Vgm = 3.55 V
(right). One can clearly distinguish a period doubling ..-R-S-R-S-R-S-R-.. (NP = 2) at
Vgm = 3.60 V and period tripling ..-R-S-S-R-S-S-R-.. (N
P = 3) at Vgm = 3.55 V. Figure
2 (b) shows the variation in the occurrence probabilities of R-cycles and S-cycles with the
maximum gate voltage. Each data point corresponds to the fraction of R- or S-cycles in
100 sweeps. One can observe well-defined plateaux at 0.5, 0.33, 0.25 and 0.20 fractions of
R-cycles, corresponding to stable super-cycles with periods from two to five.
To investigate the physical origin of this tipping bucket effect we have experimentally mea-
sured the gate-to-channel capacitance-voltage curve of the QDC, which is shown in Figure 1
(c). As already stated, the capacitance is bistable and very similar to a model capacitance-
voltage (C−Vg) curve of a threshold-type bipolar memcapacitive system8 sketched in Figure
1 (b). The bistability in the C−Vg curve originates from the changing quantum capacitance
of the channel when charging the QDs. As the QDs become charged with electrons, the
quantum capacitance-gate voltage-curve shifts towards larger gate voltages (see the Supple-
mentary materials). The changing quantum capacitance alters the gate efficiency, which in
turn is bistable and accounts for changes in the gate voltage to amend the charging and
discharging energies.The memcapacitance CM of the system thus affects the gate efficiency
η ∝ CM in a bistable manner, which in turn influences the QD charging and discharging (see
the Supplementary materials) in such a way that supercycles of the reset occur. Information
is thus not only stored in the QDs via localized charges, it can be also processed in the phase
of the reset periods.
To model our observations we introduce a single continuous variable ndot to represent the
number of electrons on the central QD. ndot plays the role of the internal state variable,
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whose evolution is described by a phenomenological rate equation
dndot
dt
= −
[
f(∆r)
τr
+
f(∆d)
τd
]
· ndot + f(−∆c)
τc
. (1)
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Here τi (i = r, d, c) are the time constants for the reset, charging and discharging pro-
cesses that are triggered by the energy differences ∆i = αindot + i − ηieVg, where i is
the threshold energy for process i. αi, ηi account for the Coulomb interaction and gate
efficiency, respectively, and e is the electron charge. Moreover, f(∆i < 0) = 1 and
f(∆i ≥ 0) = exp(−∆i/kbT ), kb being the Boltzmann’s constant, and T the tempera-
ture. The current through the channel is defined by ndot, Vb, and Vg (see the Supplementary
materials for details). The role of different terms in the right-hand-side of Eq. (1) is as
follows. The first (r) term describes the discharging with short time constant (related to
R-cycles) and the second (d) term discharging with larger time constant (S-cycles). The
last (c) term corresponds to the QD charging and accounts for the programming operation
of floating gate devices, i.e. electron tunneling onto the floating gate.37 The tunneling rate
depends on the tunneling distance and the potential barrier height. For the presented de-
vice, the large tunneling distance leads to large charging times in the order of 5 s.32 Even
larger times between 300 and 4000 s have been observed for quantum dot floating gate de-
vices with tunneling distances of 40 nm.38 The reset term on the other hand accounts for
the discharging of the floating gate (erase operation), which takes place on time scales of
td ≈ µs. Moreover, the reset voltage (threshold voltage of the reset) of the device is found
to be charge dependent.39 In the simulation, the charge dependency of the reset process is
accounted by a non-zero value of αr (αd = αc = 0).
Results of our numerical simulations based on Eq. (1) are in a very good agreement
with experimental observations. For example, Figure 2 (c) displays some numerical results
clearly showing the alternation of S- and R-cycles similar with the reported experimental
results. For obtaining a deeper understanding of our model, let us consider the localized
charge dynamics. First of all, we note that there are two QD charge thresholds, nc and
nc − ∆n, where ∆n is the width of the variation interval. In the super-cycle regime, after
each charging to nc, the QD is discharged, by several sweeps, down to ndot = nc−∆n leading
to a maximum number of S-cycles Nmax before the QD is charged again.
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To obtain analytically the limiting cases of the counting limits of our model, we note that
there are two QD charge thresholds, nc and nc−∆n, where ∆n is the width of the variation
interval. Keeping only the discharge term in the right-hand-side of Eq. (1) and assuming
ndot(t = 0) = nc, one can find the maximum number of S-cycles such that ndot(t) > nc−∆n
Nmax = b− τd
∆td
ln
(
1− ∆n
nc
)
c. (2)
Here, the brackets b c denote the floor value of a real number and ∆td = 2(Vgm− d)/ν is the
time spent while discharging. It follows from Eq. (2) that there are no or infinite S-cycles
when ∆n/nc → 0 or 1, respectively.
Next, we consider a sequence of S-cycles followed by an R-cycle, ruled by the two first
terms in the right-hand-side of Eq. (1). The reset channel in Eq. (1) is modeled using αr 6= 0,
ηr = 1, and τr << τd. Considering now only the two first terms in the right-hand-side of Eq.
(1), one can find the number of S-cycles NS before a reset
NS =
 bL(Vgm)c, L(Vgm) ≥ 00, L(Vgm) < 0 (3)
where L(Vgm) = −τd/∆td ln[(Vgm − r)/(αrnc)] + 1/2.
Figure 2 (d) depicts Nmax as a function of Vgm and ∆n/nc. N
max ranges from no to
infinite S-cycles when ∆n/nc → 0 or 1, respectively. These limiting cases define hypothetical
counting limits of our model. One can find that the relative width of the memcapacitance
bistability determines the condition for the occurrence of an R-cycle after NS S-cycles. If
Nmax > NS, the maximum number of S-cycles before reset is NS, as shown by the contour
plot in Figure 2 (d). Under this condition, one R-cycle will be triggered for everyNP = NS+1
applied voltage periods, so that its probability is given by P = 1/NP included as the fit in
Figure 2 (b) and the dotted line in Figure 2 (e). Otherwise, our model predicts no R-cycles
and, in the limit (nc −∆n)→ 0, the counting range expands, in principle, to infinity.
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The periodicity of the QDC response can be explained using an analogy with a tipping
bucket as shown in Figure 3 for the period doubling. The 3D schemes illustrate the charge
configurations in the QDs and the channel, and the current flow for two gate voltage sweeps.
E.g. Figures 3(a) and (c) show the down-sweep cycles of an R- and S-cycle, respectively (the
3D scheme corresponds to the gate voltage marked with the red dot in the I − Vg character-
istic). The red spheres in 3D schemes represent electrons, whose distribution in the channel
depends on the amount of localized charge. Charged quantum dots locally deplete the con-
duction channel. The depletion area is shown as gray shaded region and electrochemical
potentials of the source and drain contacts are represented by the red and orange shaded re-
gions. The center of Figure 3 displays the associated tipping bucket configuration. A tipping
bucket tips (resets) as the water level exceeds a certain threshold. For continuous water flow
into the bucket, the reset occurs periodically with a period determined by the ratio of the
tipping bucket capacity and the amount of water added per unit time. The tipping bucket
thus allows to determine the water flow by counting tipping events. In the presented device,
the quantum dots behave as a bucket for electrons. Please note that in our analogy, the full
bucket corresponds to the minimum amount of localized electrons. Removing electrons from
the QDs by sweeping the gate voltage to positive values leads to more positively charged
QDs (represents adding of water to the bucket) and a subsequent reduced Coulomb repulsion
between the dots and the channel. As the amount of QDs charge is below a certain value, the
threshold voltage Vd of the fast discharging process shifts below the maximum gate voltage
(Vd ∝ n),39 the QDs become fully discharged, which triggers the charging when sweeping the
gate voltage back to the minimum value. The bucket tips. Figure 3 (a) displays the configu-
ration for discharged QDs and a large current (electrons in the channel below the QDs). At
negative voltages, the QDs become fully charged (between Figures 3 (a) and (b)), which cor-
responds to the tipping of the bucket. For positive voltages (between Figures 3(b) and (c)),
electrons are removed from the QD, making it more positively charged. This corresponds to
adding positive charges (adding water to the tipping bucket). A critical value of QD charge
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in Figure 3 (d) leads to an R-cycle and the consecutive charging of the QDs with electrons,
just as the water level above a threshold tips the bucket. Thus adding an amount of charge
(water) to the QDs (bucket) by several gate voltage sweeps, leads to the removing of all
positive charges (tipping of the bucket). The dependency of the gate-channel-capacitance on
the QD charge is sketched with varying distances between the gates and the channel (large
distances for charged QDs correspond to a small capacitance).
To estimate the reproducibility of the super-cycles, the device was subjected to about
1000 cycles at Vgm. Figure 4 (a) shows the hysteresis width of 100 consecutive cycles for
super-cycle periods 2, 3 and 4 (from top to bottom). The reproducibilities of R-cycles with
periods NP = 2 and 3 are high. However, there are few errors at NP = 4, such as the
occurrence of two or four S-cycles between consecutive R-cycles. Figure 4 (b) shows the
experimentally and theoretically obtained reliability (top) and error probabilities (bottom)
for super-cycle periods from 1 to 5. The reliability and the failure probability for the expected
period NP for any amount of missing or additional counts, ∆NS = ±1,±2, ..., can be
estimated unambiguously for a normal noise distribution with a given standard deviation,
σ, that accounts for threshold voltage fluctuations. The 99 % reproducibility of the double
period falls to 87%, 83 %, and 75 % for periods 3, 4 and 5, respectively. Figure 4 (c) shows
theoretical reliability and error probabilities as functions of the maximum gate voltage for
noise standard deviations of σ = 5, 10, and 15 mV. It is not surprising that the reproducibility
is higher in the centers of the plateaux. The theoretical values in Figure 4 (b) were obtained
with σ = 10 mV.
To summarize, we have demonstrated a QDC based on QD-charging bistability in a mem-
capacitive structure showing remarkably reproducable capacitance and resistance switching.
Samples with slightly different geometry and quantum dot position show similar response
with slightly varying threshold voltages for charging and discharging processes, i.e. show
super-cycles with maximum voltage-dependent periods. As capacitance bistabilities have
been demonstrated for various floating gate devices,40–44 we predict that, according to Eq.
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(2), the super-cycling could be observable in many other non-volatile memory devices if the
discharging time τd is large compared to the time spent in the discharging region of the gate
voltage, ∆td. To observe the cycling, a reset process (fast discharging) leading to a large
and measureable conductance change is required. The QDC shows a complex functional-
ity not available with a single CMOS device (e.g., a field-effect transistor). The nanoscale
tipping bucket effect of the presented quantum dot transistor-based counter may be em-
ployed in multi-level logic applications for basic mathematical operations such as addition
and subtraction. Additionally, we anticipate that this functionality could be of use in artifi-
cial neural networks, for example, as part of an integrate-and-fire neuron. Indeed, the pulse
counting is similar to integration and the device reset could be associated with the neuron
firing. Our study presents a general protocol for a compact pulse counting device, in which
device-specific time scales, counts ranges and reliability can be adjusted via heterostructures
device engineering. The low temperature operation described in this letter is a limitation
that clearly reduces the applicability of the current QDC, although the desired room tem-
perature operation can be tuned by energy scale engineering. Yet, the fundamental idea of
combining dynamically different memcapacitive regimes as proposed here, can be a roadmap
for quantum dot based architectures with inherent memory that require counting as a basic
operation. Also, the practicality of memcapacitors and memristors in the context of neu-
romorphic39 and/or arithmetic circuits45,46 is an established fact where the impact of the
current receipt could be expected. Our observations enable experimental implementation of
logic and neuromorphic architectures, combining information processing and storage on the
same physical platform.
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Figure 1: Memcapacitive quantum dot-based counter. (a) An electron microscope image of
the device, electronic circuit diagram and gate voltage waveform. The device is composed of
laterally aligned InAs QDs, a transistor channel and laterally defined side gates. The bias
voltage, Vb, and the gate voltage, Vg, are applied to the drain and side-gates of the device,
respectively. The source is connected to the common ground. Periodic closed gate voltage
sweeps were performed by sweeping Vg from a starting value Vgs up to a maximum value Vgm
and back at a constant sweep rate. (b) Schematic of a memcapacitor C−Vg curve (see, e.g.,
Figure 4 in Ref. 8). (c) Experimentally measured C − Vg curve of the quantum dot-based
counter. (d) I−Vg curves measured at Vb = 100 mV and Vgm = 3.35 V (left) and Vgm = 3.70
V (right). The curves related to consecutive sweeps were offset by 1 µA for clarity. While
Vgm = 3.35 V results only in small hysteresis (S-cycles), Vgm = 3.70 V leads only to large
ones (R-cycles). The circled numbers label the periodicity of R-cycles.
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∆n/
n c
N m a x  =  0τd ν =  1 . 5 4
Figure 2: Super-cycles. (a) I − Vg curves for seven consecutive gate sweeps at Vgm = 3.60
V (left) and Vgm = 3.55 V (right). At Vgm = 3.60 and 3.55 V, R-cycles occur every second
and third gate period, respectively. The super-cycle period increases with decrease of Vgm.
The curves for different gate sweeps are offset by 1 µA for clarity and organized bottom-up.
(b) Experimentally (grey and blue filled squares) and numerically (solid lines) determined
probabilities for R- and S-cycles as functions of Vgm. The probability of R-cycles decreases
with decrease of Vgm below 3.66 V with well distinguished plateaux at 0.5, 0.33, 0.25 and
0.20. Each plateau corresponds to a stable super-cycle period. (c) Numerical modeling of
super-cycles based on Eq. (1) model with ∆n/nc = 0.8. (d) The maximum number of
S-cycles, Nmax, before a charging event neglecting reset as a function of Vgm and ∆n/nc.
(e) The number of S-cycles before reset, NS, as a function of Vgm and τdν. The dotted line
corresponds to the parameters used to calculate the theoretical curves in the panel (b).
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ab c
d
Figure 3: Tipping bucket model of super-cycle behavior. The tipping of a leaky bucket de-
pends on the amount of water added periodically. Super cycles (such as the period doubling)
are possible for an intermediate amount of water added. Initially, the QD is empty (in a)
and becomes fully charged at negative voltage (from a to b). Each time a positive voltage is
applied (from b to d), some electrons are removed from the QD, making it more positively
charged. A critical value of QD charge (d) leads to an R-cycle, just as the water level above
a threshold tips the bucket. The 3d plots show the QDC charge configuration and current
(red dot in the I-V characteristic) for the period doubling.
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Figure 4: Reproducibility and error probability of super-cycles. (a) Hysteresis width for
consecutive gate voltage sweeps for double, triple and quadruple super-periods. While super-
cycles of smaller periods (NP = 2 and 3) are highly stable, super-cycles of larger periods
(such as NP = 4) show a lower reproducibility with a possibility of NP − 1 and NP + 1
super-periods. (b) Experimentally and theoretically obtained reproducibilities (top) and
error probabilities (bottom) of super-cycles with period NP . The error probabilities describe
deviations of super-periods from the expected value of NP . (c) Calculated reproducibilities
and error probabilities as functions of Vgm for noise standard deviations σ = 5, 10 and 15 mV.
The theoretical values in (b) were obtained at σ = 10 mV using Vgm from the experiment.
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